Quartus

Quartus Developer Jobs

2 jobs found

1mo ago

Sr FPGA Firmware Developer

General Dynamics Mission Systems, Inc Canonsburg, PA

Canonsburg, PA

1mo ago Closed

$115k - $120k/yr Full time Electrical Engineering Senior Embedded Software

This position is no longer accepting applications (closed Sep 9, 2026).

Job Description

General Dynamics Mission Systems, Inc. is seeking a Senior FPGA Firmware Developer for the Torpedo Systems Group. This on-site role in Canonsburg, PA focuses on architecting, designing, developing, integrating, testing, and supporting custom FPGA firmware for a torpedo SONAR array and related electronic assemblies, with end-to-end ownership across the development lifecycle.

Key Responsibilities

Architect, design, and document FPGA firmware hierarchies, components, interfaces, and data flows.
Develop, simulate, and test firmware components in preparation for integration into target systems.
Define FPGA timing, pinout, and placement constraints; review synthesis and timing reports and address resulting issues.
Integrate and test firmware on target hardware using FPGA tools and laboratory equipment.
Document failures, identify root causes, implement fixes, and maintain configuration management documentation.
Deliver complex FPGA firmware solutions within a collaborative, cross-functional engineering team.
Perform hands-on integration and debug of firmware on target hardware using industry-leading FPGA tooling and lab resources.
Maintain end-to-end ownership of firmware components, covering detailed design through root cause analysis and configuration management.
Coordinate with design, systems, and electrical engineering teams to support schematic updates and hardware rework.
Identify opportunities to apply AI for continuous improvement and innovation.

Required Qualifications

Bachelor’s degree in Electrical or Computer Engineering, or a related Science, Engineering, or Mathematics field, plus at least 2 years of relevant experience; or a Master’s degree plus 6 months of relevant experience.
Department of Defense Secret security clearance is obtainable within a reasonable amount of time after hire; selected applicants will be subject to a U.S. Government security investigation and must meet eligibility requirements for access to classified information.
U.S. citizenship is required due to the nature of work performed within company facilities.
Experience implementing FPGA firmware, including custom VHDL components with state machines, synchronous/asynchronous logic, processes, and external interfaces.
Understanding of underlying FPGA fabric and experience working across cross-clock boundaries.
Familiarity with Xilinx (AMD) and/or Altera (Intel) compiler, programming, and debug tools.
Experience reviewing schematics, parts lists, and rework documentation.
Methodical, independent problem-solving and research skills.
Familiarity with floor planning and timing optimizations.
Working knowledge of standard network protocols such as IPv4, UDP, and TCP/IP.
Experience implementing custom digital signal processing filters.

Technologies

VHDL
Xilinx (AMD) compiler
Xilinx (AMD) programming tools
Xilinx (AMD) debug tools
Altera (Intel) compiler
Altera (Intel) programming tools
Altera (Intel) debug tools
IPv4
UDP
TCP/IP

Work Location and Schedule

Workplace: ON-SITE in Canonsburg, PA.
Hybrid option: A hybrid schedule may be available, requiring a minimum of 3 days per week on-site.

Compensation

Annual salary range: USD 115,000 - 120,000.

Benefits

401k matching
Flex time off
Paid parental leave
Healthcare benefits
Health and wellness programs
Employee resource and social groups
Every other Friday off work, if desired (9/80 schedule)

Security Clearance Requirements

Department of Defense Secret security clearance is obtainable within a reasonable amount of time after hire.
Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility requirements for access to classified information.
U.S. citizenship is required due to the nature of work performed within company facilities.

View full job page →

4mo ago

ASIC CAD/EDA Flow/Methodology Developer

Sarum LLC Irvine, CA

Irvine, CA

4mo ago Closed

$50 - $60/hr Full time Electrical Engineering AutoCAD Automation

This position is no longer accepting applications (closed May 24, 2026).

Job Description

Sarum LLC invites an experienced ASIC CAD/EDA Flow/Methodology Developer to join our Irvine, CA team, working onsite to influence how advanced chips are designed and validated. The role focuses on building robust EDA flows, automating processes, and supporting SoC and programmable logic initiatives across design, verification, and manufacturing groups.

Location: Irvine, CA (onsite) · Salary: USD 50 - 60 per hourly

Summary: This role centers on designing and optimizing EDA flows, collaborating across design, verification, and manufacturing teams to advance SoC and programmable logic projects.

Responsibilities

Create, deploy, and sustain robust ASIC CAD/EDA workflows to streamline the design and verification lifecycle.
Build automation utilities and scripts with Python, Perl, and SystemVerilog to boost efficiency and reliability.
Work with cross-functional teams to capture requirements, set schedules, and ensure timely milestones.
Streamline FPGA workflows to accelerate prototyping and validation of complex digital systems.
Perform root-cause investigations of flow or design issues and deliver practical debugging solutions.
Assist PCB integration by drafting schematics and layouts in AutoCAD or Revit, and validating electrical compatibility.
Contribute to system design specifications for SoC architectures while aligning with industry standards, including NEC regulations.
Support debugging of firmware and hardware interfaces using instruments such as oscilloscopes, ohmmeters, soldering gear, and vision inspection systems.
Engage in project scheduling to prioritize work and manage multiple initiatives concurrently.
Apply signal processing techniques alongside mechanical knowledge pertinent to SMT manufacturing processes.

Requirements

Proven track record with ASIC design flows and hands-on experience in Synopsys Design Compiler, Cadence Innovus, or Mentor Graphics suites.
Practical experience with FPGA development environments such as Xilinx Vivado and Intel Quartus.
Proficiency in scripting and programming languages including Python, Perl, MATLAB, and C++ for automation and data analysis.
Solid grounding in electrical engineering concepts, including schematic design, electrical system integration, and system design methodologies.
Experience with PCB layout tools like AutoCAD Revit or MicroStation is highly desirable.
Strong troubleshooting abilities centered on root-cause analysis for intricate firmware, hardware, or manufacturing issues.
A background in mechanical engineering or familiarity with SMT, soldering techniques, and mechanical assembly is advantageous.
Knowledge of quantum engineering concepts or vision inspection systems is beneficial but not required.
Strong project management capabilities, including scheduling to hit tight deadlines while upholding quality.

Technologies

Synopsys Design Compiler
Cadence Innovus
Mentor Graphics suites
Xilinx Vivado
Intel Quartus
Python
Perl
MATLAB
C++
SystemVerilog
AutoCAD
Revit
Oscilloscopes
Ohmmeters
Soldering equipment
Vision inspection systems

View full job page →

Quartus Developer Jobs

Sr FPGA Firmware Developer

ASIC CAD/EDA Flow/Methodology Developer

Get Quartus Developer Jobs alerts